

1 ABSTRACT OF THE DISCLOSURE

2 Semiconductor processing methods of forming integrated circuitry
3 are described. In one embodiment, memory circuitry and peripheral
4 circuitry are formed over a substrate. The peripheral circuitry comprises
5 first and second type MOS transistors. Second type halo implants are
6 conducted into the first type MOS transistors in less than all of the
7 peripheral MOS transistors of the first type. In another embodiment,
8 a plurality of n-type transistor devices are formed over a substrate and
9 comprise memory array circuitry and peripheral circuitry. At least some
10 of the individual peripheral circuitry n-type transistor devices are partially
11 masked, and a halo implant is conducted for unmasked portions of the
12 partially masked peripheral circuitry n-type transistor devices. In yet
13 another embodiment, at least a portion of only one of the source and
14 drain regions is masked, and at least a portion of the other of the
15 source and drains regions is exposed for at least some of the peripheral
16 circuitry n-type transistor devices. A halo implant is conducted relative
17 to the exposed portions of the source and drain regions. In another
18 embodiment, a common masking step is used and a halo implant is
19 conducted of devices formed over a substrate comprising memory
20 circuitry and peripheral circuitry sufficient to impart to at least three of
21 the devices three different respective threshold voltages.

22
23